

임베디드 FPGA week7 실습,과제

2019041066 송기준 2021041089 최태민



과제 1) std_logic 동작테이블

입력			출력
X2	X1	X0	Y0
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0


과제 1) FPGA 회로

과제 1) 가상회로


ut_gate_102_ex1.ppr] - PlanAhead 14.7



과제 1) VECTOR_내부회로




과제1) VECTOR_FPGA회로



과제1) LOGIC_시뮬레이션



과제1) VECTOR_시뮬레이션




과제2) std_logic 동작테이블


입력				출력			
X3	X2	X1	X0	Y3	Y2	Y1	Y0
0	0	0	0	1	1	0	0
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	0
0	0	1	1	1	1	0	1
0	1	0	0	1	1	1	0
0	1	0	1	0	0	0	0
0	1	1	0	0	0	0	0
0	1	1	1	1	1	1	1

입력				출력			
X3	X2	X1	X0	Y3	Y2	Y1	Y0
1	0	0	0	1	1	0	0
1	0	0	1	0	0	1	0
1	0	1	0	0	0	1	0
1	0	1	1	1	1	0	1
1	1	0	0	1	1	1	1
1	1	0	1	0	0	0	1
1	1	1	0	0	0	0	1
1	1	1	1	1	1	1	1


과제 2) std_logic 내부회로




과제2) FPGA회로




과제|2) VECTOR_ 내부회로




과제2) VECTOR_FPGA회로



과제2) STD_LOGIC 시뮬레이션




과제2) VECTOR 시뮬레이션




과제3) std_logic 동작테이블

입력			출력			
X2	X1	X0	Y3	Y2	Y1	Y0
0	0	0	1	1	0	0
0	0	1	0	1	0	1
0	1	0	1	1	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	1
1	0	1	0	1	0	1
1	1	0	0	1	0	1
1	1	1	0	1	1	1


과제3) STD_LOGIC 가상회로




과제3) STD_LOGIC_VECTOR 가상회로



FPGA 회로



과제3) STD_LOGIC 시뮬레이션



과제3) STD_LOGIC_VECTOR 시뮬레이션

